

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-217769
 (43)Date of publication of application : 02.08.2002

(51)Int.Cl.

H04B 1/30

(21)Application number : 2001-005241

(71)Applicant : HITACHI LTD
 HITACHI ULSI SYSTEMS CO LTD

(22)Date of filing : 12.01.2001


(72)Inventor : HAYASHI NORIO
 HAGINO NORIYOSHI
 MATSUI TOSHIKI
 WATANABE KAZUO
 TANAKA SATOSHI

(54) SIGNAL PROCESSING SEMICONDUCTOR INTEGRATED CIRCUIT AND WIRELESS COMMUNICATION SYSTEM

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a signal processing semiconductor integrated circuit adopting the direct conversion system that suppresses production of a DC offset due to a leaked noise from a local oscillator in the case of transit to a reception mode so as to enhance the reception sensitivity.

SOLUTION: The signal processing semiconductor integrated circuit adopting the direct conversion system is provided with a dummy amplifier circuit with the same circuit configuration as that of a low noise amplifier that is a 1st stage amplifier circuit, deactivates the low noise amplifier in the case of transit to the reception mode and activates the dummy amplifier circuit to execute calibration of a DC offset of a post-state amplifier circuit (PGA(programmable gain amplifier)).



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the
 examiner's decision of rejection or application converted
 registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of
 rejection]

[Date of extinction of right]

Copyright (C): 1998,2003 Japan Patent Office

